

Naresh Shanbhag
shanbhag.ece.illinois.edu

Address:

Coordinated Science Laboratory
University of Illinois at Urbana-Champaign
1308 West Main Street, Urbana, IL 61801
Phone: (217) 244-0041; Fax: (217) 244-1946
Email: shanbhag@illinois.edu

Education:

- 1990-1993: Ph.D. in Electrical Engineering from University of Minnesota, Minneapolis.
Area of Research: VLSI Signal Processing and Communications
- 1988-1990: M.S. in Electrical Engineering from Wright State University, Dayton, Ohio.
Area of Research: Digital Integrated Circuit Design
- 1984-1988: B. Tech. in Electrical Engineering from Indian Institute of Technology, Delhi.

Professional Experience:

- **University of Illinois at Urbana-Champaign, Department of Electrical and Computer Engineering**
 - Jack Kilby Professor of Electrical and Computer Engineering: 2012-present
 - Director: Systems on Nanoscale Information fabriCs (SONIC): 2013-2018
 - Professor: 2004-present
 - Associate Professor: 2000-2004
 - Assistant Professor: 1995-2000
- **Stanford University**
 - Visiting faculty: 08/2014-12/2014
- **National Taiwan University (NTU), Taipei, Taiwan**
 - Visiting faculty: 08/2007-12/2007
- **Finisar Corporation**
 - Senior scientist (part-time): 2007-2009
- **Intersymbol Communications, Inc.**
 - Co-founder and Chief Technology Officer: 2000-2007
- **Communications IC industry**
 - Consultant: 1995-2000
- **AT&T Bell Laboratories, Murray Hill, New Jersey**
 - Member of Technical Staff: 1993-1995
- **University of Minnesota, Minneapolis, Minnesota**
 - Research Assistant: 1990-1993
- **Wright State University, Dayton, Ohio**
 - Teaching Assistant: 1988-1990

Awards and Honors:

- IEEE MICRO Top Picks – honorable mention (2019)
- IEEE International Symposium on Circuits and Systems Best Paper Award (2019)
- IEEE International Symposium on Circuits and Systems Best Paper Award (2018)
- 2018 SIA-SRC University Researcher Award, Semiconductor Industry Association, (November 2018)
- IEEE International Symposium on Circuits and Systems Best Paper Award (2018)
- IEEE Signal Processing Systems, Bob Owens Best Student Paper Award (2016)
- IEEE International Conference on Acoustics, Speech and Signal Processing, Best Student Paper Award (2016)
- IEEE International Symposium on Circuits and Systems Best Paper Award (2015)
- The D. J. Gandhi Distinguished Visiting Professorship from the Indian Institute of Technology, Bombay, India (2015-20)
- Jack S. Kilby Professorship, Department of Electrical and Computer Engineering (2012)
- ISLPED Low-power Design Contest Award (2012)
- University of Illinois Incomplete List of Teachers Ranked Excellent, Fall 2011 (ECE 342, 483), Fall 2012, 2018 (ECE 482), Fall 2019 (ECE 498NSU), Fall 2020 (ECE 598NSG)
- 2010 Richard Newton GSRC Industrial Impact Award
- 2008 IEEE Solid-State Society's ISSCC Outstanding Special Evening Topic Award
- 2006 IEEE Solid-State Society Best Paper of the Year Award
- 2006 IEEE Fellow
- IRPS paper recognized as one of the 'Jewels of IRPS' in 2006
- 2001 IEEE Transactions on VLSI Best Paper Award
- 1999 IEEE Leon K. Kirchmayer Best Paper Award
- 1999 Xerox Faculty Research Award
- 1997-1999, 1999-2001 Distinguished Lecturership of IEEE Circuits and Systems Society
- 1996 National Science Foundation CAREER Award
- 1994 Darlington Best Paper Award from the IEEE Circuits and Systems Society

Patents:

- N. R. Shanbhag, M. Kang, and M.-S. Keel, "Compute Memory", *US Patent and Trademark Office*, Patent No. 9,697,877 B2, awarded July 4, 2017.
- P. T. Krein, R. H. Campbell, and N. R. Shanbhag, "System and method for improving power conversion of advanced electronic circuits", *US Patent and Trademark Office*, Patent No. 9,116,692 B1, awarded August 25, 2015.
- A. C. Singer and N. R. Shanbhag, "Method and System having adjustable analog-to-digital conversion levels", *US Patent and Trademark Office*, Patent No. 8,462,037, awarded June 11, 2013.
- H.-M. Bae, N. R. Shanbhag, and A. C. Singer, "Baseband phase-locked loop", *US Patent and Trademark Office*, Patent No. 8,358,729, awarded January 22, 2013.
- J. Ashbrook, A. Singer, N. Shanbhag, and R. Drost, "A tuning system method using a simulated bit error rate for use in an electronic dispersion compensator", *US Patent and Trademark Office*, Patent No. 8,102,938, awarded January 24, 2012.
- Phase Shift Keyed Modulation of Optical Signal Using Chirp Managed Laser
Cole, Christopher R.; Mahgerefteh, Daniel; Nguyen, The Linh; Singer, Andrew C.; Shanbhag, Naresh Ramnath, Assignee: Finisar Corporation, *US Patent and Trademark Office*, Patent No. 8,068,742, awarded November 29, 2011.
- H.-M. Bae, N. Shanbhag, A. Singer, and J. Ashbrook, "Phase detector utilizing analog-to-digital converter components", *US Patent and Trademark Office*, Patent No. 7,750,831, awarded July 6, 2010.
- H.-M. Bae, N. Shanbhag and A. Singer, "Variable gain amplifier having dual gain control", *US Patent and Trademark Office*, Patent No. 7,592,869, awarded September 22, 2009.
- H.-M. Bae, N. Shanbhag and A. Singer, "Peak detector with active ripple suppression", *US Patent and Trademark Office*, Patent No. 7,834,692, awarded November 16, 2010.
- N. Shanbhag, H.-M. Bae, P. Suppiah and J. Park, "Pattern-dependent phase-detector for clock data recovery", *US Patent and Trademark Office*, Patent No. 7,609,102, awarded October 27, 2009.
- N. Shanbhag, H.-M. Bae, J. Park, and P. Suppiah, "A noise-tolerant VCO", *US Patent and Trademark Office*, Patent No. 7,298,226, awarded November 20, 2007.
- N. R. Shanbhag, "A pipelined adaptive IIR filter", *US Patent and Trademark Office*, Patent No. 5,745,396, awarded April 28, 1998.
- N. R. Shanbhag, "Initial phase-loading circuit for a fractionally-spaced linear equalizer", *US Patent and Trademark Office*, Patent No. 5,710,794, awarded January 28, 1998.

- G.-H. Im, N. R. Shanbhag and J. J. Werner, “Burst-mode update for fractionally-spaced equalization”, *US Patent and Trademark Office*, Patent No. 5,646,957, awarded July 8, 1997.

Professional Service:

Program Committees:

- General Chair of the 2013 IEEE Workshop on Signal Processing Systems
- General Chair of the 2012 IEEE International Symposium on Low-Power Electronics Design (ISLPED)
- Technical Program co-Chair of the 2010 IEEE International Symposium on Low-Power Electronics Design (ISLPED)
- Chair: System Design Subcommittee in IEEE International Conference on Computer Aided-Design (ICCAD) (2005-2008), System Design and Methodologies Subcommittee of ISLPED (2007-2008).
- Technical Program Committee Member for IEEE International Solid-State Circuits Conference (ISSCC) Wireline Subcommittee (2006-2011), IEEE International Conference on Computer Aided-Design (ICCAD), IEEE Workshop on Signal Processing Systems (SiPS) (1999-present), IEEE International Symposium on Low-Power Electronics Design (ISLPED) (1998, 1999, 2005, 2006-present), IEEE International Symposium on Circuits and Systems (2000-present).
- Member of: the VLSI Systems and Applications Technical Committee of the IEEE Circuits and Systems Society (1996-present), the Design and Implementation of Signal Processing Systems (DISPS) Technical Committee of the IEEE Signal Processing Society (1999-present), and VLSI in Communications Technical Committee of the IEEE Circuits and Systems Society (1999-present).
- Technical Program Chair for the 2002 IEEE Signal Processing Systems Workshop.
- Member of Technical Program Committee: 1998 Great Lakes Symposium on VLSI, 2005 IEEE Conference on Computer-Aided Design, 2000 IEEE Conference on Computer Design.

Editorial Boards:

- Associate Editor for IEEE Journal of Exploratory Solid-State Computation Devices and Circuits (2014-present)
- Associate Editor for IEEE Transactions on VLSI (2009-2011)
- Guest editor for special issue of the *Springer* Journal of VLSI Signal Processing on “Signal Processing for Broadband Communications” 2005.
- 2001-2003: Associate Editor for the IEEE Transactions on VLSI Systems.
- 1997-1999: Associate Editor of IEEE Transactions on Circuits and Systems, Part II.
- Guest editor for special issue of the Journal of VLSI Signal Processing on “Adaptive Computing for Signal Processing Systems” in 2000.

Invited Lectures and Presentations

- “Overcoming Noise and Enhancing the Accuracy of Analog-based IMCs,” Invited talk at the 2021 DARPA Electronic Resurgence Initiative, October 19, 2021.
- “Facilitating Devices-to-Systems Research at Scale via CMOS+X,” Invited Panelist at the NSF Workshop on CMOS+C, August 17-18, 2021.
- “In-memory Architectures for Machine Learning and RF Communications – Prospects and Challenges,” Invited Speaker at the International Microwave Symposium (IMS)/RFIC Workshop on Machine Learning and AI Techniques with Intelligent Systems for Wireless Communication, Sensing and Computation, June 20, 2021.
- “In-memory Computing – A Shannon-inspired Perspective,” Invited Panelist at the 2021 NSF Workshop on Devices-to-Systems for In-memory Computing, May 11, 2021.
- “In-memory Computing – Trends and Prospects,” Invited Panelist at the 2021 NSF Workshop on Processing-in-Memory, March 17, 2021.
- “What Technologies Will Shape the Future of Computing,” Invited Panelist, IEEE International Solid-State Circuits Conference (ISSCC), February 19, 2021.
- “Fundamental Limits on the Precision of In-memory Architectures,” Invited talk, IEEE International Conference on Computer-Aided Design, November 2020.
- “Deep In-memory Architectures and Algorithms for Automatic Target Recognition,” A4H Virtual Field Day, Sandia National Labs, August 4, 2020.
- “Minimum Precision Requirements of Deep Neural Networks,” Invited talk, Numerical Verification Software, July 20, 2020.

-
- “Deep Learning in Hardware,” Invited Short Course, Indian Institute of Technology, Bombay, January 6-10, 2020.
 - “Accuracy, Robustness, Complexity Trade-offs in Deep Learning,” SRC IBM Executive Review, T. J. Watson Research Center, November 8, 2019.
 - “Bringing AI to the Edge via Shannon-inspired Statistical Computing”, IBM/IEEE AI Compute Symposium, T. J. Watson Research Center, October 17, 2019.
 - “Computing for the Nanoscale Era”, SRC/SIA/DoE Decadal Plan Workshop on New Compute Trajectories for Energy-Efficient Computing, Sandia National Labs, Livermore, CA, October 15-16, 2019.
 - “Understanding the Accuracy, Robustness, Complexity Trade-offs in Deep Learning,” C-BRIC Annual Meeting, Purdue University, October 7-8, 2019.
 - “MRAM-based Deep In-memory Architectures,” The Electronics Resurgence Initiative Summit, Detroit, MI, July 15-17, 2019.
 - “Bringing Artificial Intelligence to the Edge – A Shannon-inspired Approach,” Tutorial at the IEEE Symposium on Circuits and Systems, Sapporo, Japan, May 26, 2019.
 - “Bringing Artificial Intelligence to the Edge – A Shannon-inspired Approach,” Toshiba Corporation, Kawasaki, Japan, May 23, 2019.
 - “Bringing Artificial Intelligence to the Edge – A Shannon-inspired Approach,” Peking University, Beijing, China, May 14, 2019.
 - “Bringing Artificial Intelligence to the Edge – A Shannon-inspired Approach,” Tsinghua University, Beijing, China, May 15, 2019.
 - “Shannon-inspired Deep In-memory Computing,” Forum on Alternative Models of Computation using Analog/Mixed-signal Substrates at the IEEE Custom Integrated Circuits Conference, Austin, TX, April 17, 2019.
 - “Choices and Consequences for Neural Network Hardware and Systems”, Panel at the IEEE Custom Integrated Circuits Conference, Austin, TX, April 16, 2019.
 - “The Deep In-memory Architecture for Energy-efficient Machine Learning,” Sunday Forum at IEEE Solid-State Circuits Conference, San Francisco, CA, February 17, 2019.
 - “Bringing Artificial Intelligence to the Edge – A Shannon-inspired Approach,” Samsung, November 30, 2018.
 - “Designing AI Systems at the Edge - Shannon-inspired Deep In-memory Architectures,” Hardware and Algorithms for Learning On-a-Chip (HALO) Workshop, ICCAD 2018, November 15, 2018.
 - “Bringing Artificial Intelligence to the Edge – A Shannon-inspired Approach,” Qualcomm, November 14, 2018.
 - “MRAM-based Deep In-memory Architectures,” The Electronics Resurgence Initiative Summit, San Francisco, CA, July 24, 2018.
 - “How can circuit and technology experts drive advances leading to the next wave of machine learning and artificial intelligence?”, Lunch Panel at VLSI Symposium, Honolulu, HI, June 22, 2018.
 - “The Deep In-memory Architecture for Energy Efficient Machine Learning”, Friday Forum at VLSI Symposium, HI, June 22, 2018.
 - “Nanoscale Information Processing” (with L. Varshney), International Symposium on Information Theory, Vail, CO, June 17, 2018.
 - “Bringing Artificial Intelligence to the Edge – A Shannon-inspired Approach”, Northwestern University, Distinguished Lecture, May 9, 2018.
 - “Systems on Nanoscale Information fabriCs – Outcomes and Future Prospects”, GOMACTech, Miami, FL, March 15, 2018.
 - “Cognitive Computing at the Limits”, NSF Nanoscale Science and Engineering Grantees Workshop, December 13, 2017.
 - “Systems on Nanoscale Information fabriCs”, National Taiwan University, Taiwan, August 18, 2017.
 - “Systems on Nanoscale Information fabriCs”, Zhejiang University, China, August 14, 2017.
 - “Systems on Nanoscale Information fabriCs and In-memory Computing”, GLOBALFOUNDRIES, SONIC Center Overview, August 4, 2017.
 - “Computing in the nanoscale era – A Shannon-inspired perspective”, SPIE Defense + Commercial Sensing, Anaheim, CA, April 9, 2017
 - “A systems approach to computing in beyond CMOS fabrics”, Design Automation Conference, Austin, TX, June 20, 2017
 - “Machine Learning in Silicon” Guest Lecture Series, Indian Institute of Technology Bombay, Mumbai, India, December 27, 2016 – January 10, 2017
 - “Systems on nanoscale information fabrics (SONIC)”, DARPA STARnet: University Day, Los Angeles, CA, October 19, 2016
 - “Shannon-inspired Concepts in Spin Computing”, Intel STARnet Review, Hillsboro, OR, September 9, 2016.
 - “Connecting systems-to-devices – The SONIC journey”, Nanotechnology-inspired Information Processing Systems of the Future workshop, Washington DC, September 1, 2016.

-
- “Connecting Systems-to-Devices – The SONIC Journey”, Visioning Workshop on Nanotechnology-inspired Future of Information Processing, Washington DC., August 31-September 1, 2016.
 - “Enabling Spin via Shannon-inspired Statistical Information Processing”, Joint LEAST-SONIC Workshop on Beyond CMOS Circuits and Systems, Notre Dame, IN, August 8, 2016.
 - Panelist on the Semiconductor R&D Round Table organized by the White House Office of Science and Technology Policy (OSTP), Washington DC, July 29, 2016.
 - “Machine Learning in Silicon – A Communications-inspired Perspective”, International Conference on Machine Learning (ICML) Workshop on On-device Intelligence, New York City, NY, June 24, 2016.
 - “Enabling Spin via Shannon-inspired Statistical Information Processing”, Workshop on Spintronics, sponsored by STARnet C-SPIN Center, June 5, 2016.
 - “Systems on Nanoscale Information fabriCs and In-memory Computing”, Raytheon, SONIC Center Overview, June 3, 2016.
 - “Systems on Nanoscale Information fabriCs and In-memory Computing”, Intel, SONIC Center Overview, April 13, 2016.
 - “Systems on Nanoscale Information fabriCs”, Micron Technologies, Inc., SONIC Center Overview, March 21, 2016.
 - “Shannon-inspired Statistical Computing”, Indian Institute of Technology, Mumbai, January 12, 2016.
 - “Systems on Nanoscale Information fabriCs”, DARPA, SONIC Center Overview, November 12, 2015.
 - “Systems on Nanoscale Information fabriCs”, Intel, SONIC Center Overview, April 2, 2015 and September 17, 2015.
 - “Statistical Information Processing – Extending the Limits of Approximate Computing”, Workshop on Approximate Computing, June 13, 2015.
 - “Systems on Nanoscale Information fabriCs”, STARnet Scientific Advisory Board, SONIC Center Overview, April 7, 2015.
 - “Systems on Nanoscale Information fabriCs”, DARPA, SONIC Center Overview, March 17, 2015.
 - “Shannon-inspired Statistical Computing”, Joint IEEE Solid-State Circuits Society and IEEE Information Theory Society organized invited seminar, Santa Clara Valley Lecture Series, February 27, 2015.
 - “Systems on Nanoscale Information fabriCs”, International Technology Roadmap for Semiconductors, Emerging Research Devices and Architectures Workshop, Invited Seminar, February 26-27, 2015.
 - “Shannon-inspired Statistical Computing”, Tata Institute of Fundamental Research, Invited Seminar, January 12, 2015.
 - “Shannon-inspired Statistical Computing”, HGST, Invited Seminar, San Jose, CA, December 16, 2014.
 - “Shannon-inspired Statistical Computing”, Stanford University, Invited Seminar, December 3, 2014.
 - “Shannon-inspired Statistical Computing”, University of California at Santa Barbara, Invited Seminar, Computer Engineering Seminar Series, November 13, 2014.
 - “Shannon-inspired Statistical Computing”, University of Texas A&M, invited seminar, Eminent Speaker Series, November 3, 2014.
 - “Systems on Nanoscale Information fabriCs”, GlobalFoundries, SONIC Center Overview, November 1 & 19, 2014
 - “Systems on Nanoscale Information fabriCs”, SONIC Center Annual Review Meeting, Urbana, October 9, 2014.
 - “Systems on Nanoscale Information fabriCs”, Intel Corporation, SONIC Center Review, Hillsboro, OR, September 4, 2014.
 - “Circuits for energy-efficient inference kernels”, Intel Corporation, invited seminar, Hillsboro, OR, September 3, 2014.
 - “Systems on Nanoscale Information fabriCs”, Intel Corporation, SONIC Center Review, Hillsboro, OR, September 4, 2014.
 - “Shannon-inspired Statistical Computing”, Design Automation Conference, June 1, 2014.
 - “Systems on Nanoscale Information fabriCs”, IBM Corporation, Yorktown Heights, NY, May 30, 2014.
 - “Systems on Nanoscale Information fabriCs”, STARnet Scientific Advisory Board Meeting, Dallas, TX, April 30, 2014.
 - “Information-based metrics for Design on Nanoscale Fabrics”, SONIC e-tutorial, Webinar, February 25, 2014.
 - “Computing in the Nanoscale Era – A Shannon-inspired Perspective”, EPFL, Nano Tera Keynote, January 9, 2014.
 - “Systems on Nanoscale Information fabriCs”, Intel Corporation, Bangalore, India, October 21, 2013.
 - “Computing in the Nanoscale Era – A Shannon-inspired Perspective”, invited ECE Colloquium at University of Minnesota, September 26, 2013.
 - “Systems on Nanoscale Information fabriCs”, DARPA, Arlington, VA, September 18, 2013.
 - “Systems on Nanoscale Information fabriCs”, Intel Corporation, Portland, OR, September 6, 2013.
 - “Systems on Nanoscale Information fabriCs”, IBM, webinar, August, 2013.
 - “Systems on Nanoscale Information fabriCs”, Intel Corporation, webinar, July 19, 2013.
 - “Computing for the Nanoscale Era”, invited ESE Colloquium at U. Penn, March 21, 2013.
 - Invited panelist on “Will Reliability be the Death of Scaling” panel at Design Automation Conference, June 3-7, 2012.
 - “Statistical Information Processing Systems: Communications-inspired SOC Design”, tutorial presentation, Design Automation and Test in Europe, March 2012.

- “A Communications-inspired SOC Design Paradigm for the Nanoscale and Post-Silicon Era”, invited seminar at UCLA, EE Department, November 14, 2011.
- “Stochastic Computing: A design sciences driven approach to Moore’s Law”, invited talk at the 2nd Berkeley Symposium on Energy Efficient Electronic Systems, November 3-4, 2011, UC Berkeley.
- “Stochastic Computing”, invited talk at Intel’s FCRP Design Sciences Executive Research Review, August 26, 2011.
- “A Communications-inspired SOC Design Paradigm for the Nanoscale and Post-Silicon Era”, invited seminar at Intel’s Circuits Research Laboratory, August 25, 2011.
- “Robust and energy-efficient system design”, invited seminar at Texas Instruments, Inc., Dallas, TX, February 17, 2011.
- “A Communications-inspired design paradigm for nanoscale SOCs”, invited seminar at the University of Texas at Dallas, January 28, 2011.
- “Mixed-signal Reliability Challenges: A Communications-inspired view”, invited presentation at the NSF Workshop on Failure and Uncertainty in Mixed-Signal Circuits and Systems, Washington, DC, July 2010.
- “A Communications-inspired design paradigm for nanoscale SOCs”, invited seminar at Columbia University, November 20, 2009.
- “Communications-inspired reliable system design”, invited talk at the Forum on Emerging Reliability Issues for the IC Industry organized by SRC/NIST/ISMI, November 6-7, 2008.
- “Communications-inspired Design for the Deep Nanoscale Era”, invited talk at the Virtual Immersion Applications Forum organized by NSF/SRC/ITRS, Santa Cruz, CA, July 10-11, 2008.
- “Digital signal processing in optical and back-plane links”, invited talk at the 2nd IBM Conference on Analog Design, Technology, Modeling and Tools, IBM, Yorktown Heights, NY, May 12, 2008.
- “Designing error-resilient communications systems-on-a-chip”, invited talk at Texas Instruments, Inc., Dallas, TX, April 7, 2008.
- “DSP and ICs for 40G and 100G fiber optic links”, invited talk at Finisar Corp, Sunnyvale, CA, March 21, 2008.
- “Signal Processing for High-Speed I/O”, invited talk at Rambus, Inc., Palo Alto, CA, March 20, 2008.
- “Advanced High-Speed I/O design”, invited seminar at Advanced Micro Devices (AMD), Sunnyvale, CA, March 19, 2008.
- “Algorithms and Architectures for Next-Generation Optical Fiber Communications: A New Frontier for Signal Processing”, IEEE Conference on Acoustics, Speech and Signal Processing, Las Vegas, NV, March 20-April 4, 2008.
- “Advanced Communications SOC Design”, short course (sponsored by the SOC Center) at the National Taiwan University, December 14, 2007.
- “Communications-inspired Paradigm for Reliable and Low-power SOCs in the Nanometer Era”, invited talk at the National Dong Hwa University, Hualien, Taiwan, November 30, 2007.
- “Advanced Communication IC Design”, invited talk at RealTek, Hsinchu, Taiwan, November 21, 2007.
- “Advanced Communication IC Design”, invited talk at MediaTek, Hsinchu, Taiwan, November 21, 2007.
- “A communications-inspired paradigm for reliable and low-power SOCs in the nanometer era”, invited talk at the Industrial Technology Research Institute (ITRI), Hsinchu, Taiwan, October 12, 2007.
- “Communications-inspired design of interconnect”, invited talk at the IEEE Lasers and Electro-optics Society Workshop on Interconnections within High-Speed Digital Systems, Santa Fe, NM, May 2007.
- “Communications-inspired design of nanometer SOCs”, invited talk at Yonsei University, South Korea, Joint UIUC-Yonsei Workshop, February 2007.
- “Fundamentals of Electronic Dispersion Compensation”, invited tutorial at the 2007 International Solid-State Circuits Conference, San Francisco, CA, February 11, 2007.
- “Communications-inspired design of nanometer SOCs”, invited talk at Cadence Design Systems, Inc.’s Distinguished Lecture Series, February 2007.
- “Robust and energy-efficient design via error-resiliency”, invited talk at Texas Instruments, Inc., Dallas, TX, November 2006.
- “Extending Moore’s Law: A communications-inspired perspective”, invited talk at IBM, Yorktown Heights, NY, October 2006.
- “Communications-inspired design of nanometer SOCs”, invited talk at EPFL, Lausanne, September 2006.
- “Communications-inspired Paradigm for Ultra Low-Power Systems”, invited talk at DARPA’s Extreme Low-power Opportunities Workshop, Washington DC, June 2006.
- “Communications-inspired SOC Design Paradigm for Extending Moore’s Law into the Nanometer Regime”, invited talk at International Conference on Communications, Circuits and Systems, Guilin, China, June 2006.
- “Communications-inspired Design of Communications ICs”, invited seminar at National Taiwan University, Taipei, Taiwan, December 22, 2005.

- “Fundamentals of Communications System-on-a-Chip Design”, two-day short course at National Chiao-Tung University, Taiwan, December 23-24, 2005.
- “Extending Moore’s Law into the Nanometer Era”, invited graduate seminar at University of Minnesota, September 15, 2005.
- “Ultra Low-Power Wireless Systems”, invited presentation at DARPA Workshop on Ultra Low-Power Wireless Communications, August 4, 2005.
- “Trusted Integrated Circuits: A Communications Perspective”, invited presentation at DARPA Workshop on Trusted ICs, August 1, 2005.
- “Pushing the Limits of Interconnect Performance: A Communication-Centric Approach”, invited tutorial at the IEEE Workshop on Signal Propagation on Interconnect, May 10-11, 2005.
- “On Achieving Energy-Efficiency and Soft Error-Tolerance”, invited presentation at Intel Corporation, Boston, Massachusetts, March 21, 2005.
- “Reliable and Energy-efficient Computation”, invited presentation at the Law of Large Numbers System Design, Institute of Defense Analysis, March 11, 2005.
- “Reliable and Energy-efficient Computation”, invited presentation at the Reversible Computing Workshop, MIT, February 14, 2005.
- “Networks-on-a-Chip Design Paradigm”, invited presentation at Intel Corporation, Bangalore, India, January 4, 2005.
- “The Networks-on-a-Chip Design Paradigm”, invited presentation at Zhejiang University, Hangzhou, China, December 23, 2004.
- “Reliable Systems-on-a-Chip Design”, invited presentation at IBM T. J. Watson Research Center, Yorktown Heights, NY, March 19, 2004.
- “Reliable Systems-on-a-Chip Design”, invited presentation at National Chiao-Tung University, Taiwan, January 2004.
- “Reliable Systems: A Communication-Theoretic Paradigm” invited presentation at Carnegie-Mellon University, October 2003.
- “Reliable Systems: A Communication-Theoretic Paradigm” presentation at the Gigascale Silicon Research Center Workshop, Anaheim, CA, May 2003.
- “Reliable Low-power Communication Systems”, invited presentation at the Indian Institute of Technology, Mumbai, India, December 2002.
- Tutorial at the IEEE Conference on Electronics, Circuits and Systems on “Low-power Microsystems for Multimedia Technology”, December 2000.
- Invited to give a plenary talk at the 2001 IEEE Workshop on Signal Processing Systems, Antwerp, Belgium on “Reliable Low-power Multimedia Communication Systems”.
- “Low-power Digital Signal Processing”, Invited Short Course. Mead Microelectronics. Monterey, CA, March 8, 1999.
- “Multimedia VLSI Communication Systems: Current and Future Trends”, IEEE Circuits and Systems Society Distinguished Lecturer Program. Indian Institute of Technology, Delhi, IEEE Chapter of New Delhi, India, October 28, 1999.
- “Low-power multimedia communication systems”, National Central University, Taiwan, October 19, 1999.
- “Multimedia VLSI Communication Systems: Current and Future Trends”, IEEE Circuits and Systems Society Distinguished Lecturer Program, National Taiwan University, IEEE Chapter of Taipei, Taiwan, October 18, 1999.
- “Low-power multimedia communication systems”, University of California at Davis, ECE Department, April 22, 1999.
- “Low-power techniques for next generation wireless systems”, University of California at Berkeley, Berkeley Wireless Research Center, April 22, 1999.

Featured Magazine Articles:

- “DARPA Picks its First Set of Winners in Electronic Resurgence Initiative,” by S. K. Moore, *IEEE Spectrum*, July 2018.
- “To Speed-up AI, Mix Memory and Processing”, by Katherine Bourzac, *IEEE Spectrum*, March 2018.
- “7 Ideas for AI Silicon from ISSCC,” by Rick Merritt, *EE Times*, February 2018.
- “Is Subthreshold all that?” by Chris Edwards, *www.electronicweekly.com*, January 4, 2012.
- “The Era of Error-tolerant Computing”, by David Lammers, *IEEE Spectrum*, 2010.
- “Computing without Guarantees”, DAC 2010 Roundtable featured in the *IEEE Design and Test of Computers*, September/October 2010.

List of Publications:

- **Books/Monographs**

- M. Kang, S. Gonugondla, and N. R. Shanbhag, *Deep In-memory Architectures for Machine Learning*, Springer, 2020.
- N. R. Shanbhag and K. K. Parhi, *Pipelined Adaptive Digital Filters*. Kluwer Academic Publishers, 1994.
- **Book Chapters**
 - N. Shanbhag, A. Singer, and H.-M. Bae, “Signal processing for High-Speed Links”, *Handbook of Signal Processing Systems*, Springer, 2010.
 - A. Ahmed, S.-J. Lee, M. Mansour, and N. R. Shanbhag, “VLSI architectures for Forward Error-Control Decoders”, *The VLSI Handbook*, CRC Press, 2007.
 - N. R. Shanbhag, “High-Speed Data Transmission over Twisted-Pair Channels”, *Digital Signal Processing for Multimedia Systems*, Marcel Dekker, Inc., 1998.
 - N. R. Shanbhag and K. K. Parhi, “Pipelined Adaptive Digital Filters Using Relaxed Look-ahead”, *Microsystems Technology for Multimedia Application: An Introduction*, IEEE Press, 1995.
 - N. R. Shanbhag and K. K. Parhi, “VLSI implementation of a 100 MHz pipelined ADPCM codec chip”, *VLSI Signal Processing VI*, IEEE Press, October 1993, pp. 114-122.
- **Journal Publications**
 - C. Sakr and N. R. Shanbhag, “Signal processing methods to enhance the energy efficiency of in-memory computing architectures,” *IEEE Transactions on Signal Processing*, DOI: 10.1109/TSP.2021.3130488, 2021.
 - S. Gonugondla, C. Sakr, H. Dbouk, and N. R. Shanbhag, “Fundamental limits on energy-delay-accuracy of in-memory architectures in inference applications,” *IEEE Transactions on Computer-Aided Design Integrated Circuits and System*, DOI: 10.1109/TCAD.2021.3124757, 2021.
 - H. Dbouk, S. K. Gonugondla, C. Sakr, and N. R. Shanbhag, “A 0.44 $\mu\text{J}/\text{dec}$, 39.9 $\mu\text{s}/\text{dec}$, recurrent attention in-memory processor for keyword spotting,” *IEEE Journal of Solid-State Circuits*, vol. 56, no. 7, pp. 2234-2244, July 2021.
 - M. Kang, S. K. Gonugondla, and N. R. Shanbhag, “Deep in-memory architectures in SRAM: An analog approach to approximate computing,” *Proceedings of the IEEE*, vol. 108, no. 12, pp. 2251-2275, December 2020 (**invited**).
 - M. Kang, Y. Kim, A. Patil, and N. R. Shanbhag, “Deep in-memory architectures for machine learning – accuracy vs. efficiency trade-offs,” *IEEE Transactions on Circuits and Systems*, January 2020.
 - M. Kang, P. Srivastava, V. Adve, N.-S. Kim, and N. R. Shanbhag, “An energy-efficient programmable mixed-signal accelerator for machine learning algorithms,” *IEEE MICRO*, vol. 39, no. 5, pp. 64-72, September/October 2019.
 - A. D. Patil, S. Manupatruni, D. Nikonov, I. A. Young, and N. R. Shanbhag, “Error-resilient spintronics via Shannon-inspired model of computation,” *IEEE Journal on Exploratory Solid-State Computational Devices and Circuits (JxCDC)*, April 2019.
 - C. Sakr, Y. Kim, and N. R. Shanbhag, “Minimum precision requirements of general hyperplane classifiers,” *IEEE Journal on Emerging and Selected Topics in Circuits and Systems*, June 2019.
 - Y. Kim, R. Raman, Y.-S. Kim, L. R. Varshney, and N. R. Shanbhag, “Efficient local secret sharing for distributed block-chain systems,” *IEEE Communications Letters*, February 2019.
 - A. D. Patil, S. Manupatruni, D. Nikonov, I. A. Young, and N. R. Shanbhag, “Boosted spin channel networks for energy-efficient inference,” *IEEE Journal on Exploratory Solid-State Computational Devices and Circuits (JxCDC)*, January 2019.
 - N. R. Shanbhag, N. Verma, Y. Kim, A. D. Patil, and L. R. Varshney, “Shannon-inspired statistical computing for the nanoscale era,” *Proceedings of the IEEE*, vol. 107, no. 1, pp. 90-107, January 2019.
 - H.U. Chung, B.H. Kim, J.Y. Lee, J. Lee, Z. Xie, E.M. Ibler, K.H. Lee, A. Banks, J.Y. Jeong, J. Kim, C. Ogle, D. Grande, Y. Yu, H. Jang, P. Assem, D. Ryu, J.W. Kwak, M. Namkoong, J.B. Park, Y. Lee, D.H. Kim, A. Ryu, J. Jeong, K. You, B. Ji, Z. Liu, Q. Huo, X. Feng, Y. Deng, Y. Xu, K.-I. Jang, J. Kim, Y. Zhang, R. Ghaffari, C.M. Rand, M. Schau, A. Hamvas, D.E. Weese-Mayer, Y. Huang, S.M. Lee, C.H. Lee, N.R. Shanbhag, A.S. Paller, S. Xu, and J.A. Rogers, “Binodal wireless epidermal electronic systems with in-sensor analytics for neonatal intensive care,” *Science* 363, 6430, eaau0780 (2019).
 - S. Gonugondla, M. Kang and N. R. Shanbhag, “A variation-tolerant in-memory machine learning classifier via on-chip training,” *IEEE Journal of Solid-State Circuits*, vol. 53, no. 11, pp. 3163-3173, November 2018.
 - M. Kang, S. K. Gonugondla, S. Lim and N. R. Shanbhag, “A 19.4-nJ/decision, 364-K decisions/s, in-memory random forest multi-class inference accelerator”, *IEEE Journal of Solid-State Circuits*, vol. 53, no. 7, pp. 2126-2135, July 2018.

- M. Kang, S. Lim, S. K. Gonugondla, and N. R. Shanbhag “An in-memory VLSI architecture for convolutional neural networks, *IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)*, vol. 8, no. 3, pp. 494-505, 2018.
- Y. Kim, M. Kang, L. Varshney, and N. R. Shanbhag, “Generalized water-filling for source-aware energy-efficient SRAMs”, *IEEE Transactions on Communications*, May 2018.
- M. Kang, S. Gonugondla, A. Patil, and N. R. Shanbhag, “A multi-functional in-memory inference processor using a standard 6T SRAM array”, *IEEE Journal of Solid-State Circuits*, vol. 53, no. 2, pp. 642-655, February 2018.
- Y. Lin and S. Zhang, “A rank decomposed statistical error compensation technique for robust convolutional neural networks in the near threshold voltage regime”, *Journal of Signal Processing Systems*, pp. 1-13, February 2018.
- A. Wadhwa, U. Madhow, and N. Shanbhag, “Slicer architectures for analog-to-information conversion in channel equalizers”, *IEEE Transactions on Communications*, vol. 65, no. 3, pp. 1234-1246, March 2017.
- M. Kang and N. R. Shanbhag, “In-memory computing architectures for sparse distributed memory”, *IEEE Transactions on Biomedical Circuits and Systems*, vol. 10, no. 4, pp. 855-863, August 2016.
- Y. Lin, M.-S. Keel, A. Faust, A. Xu, N. R. Shanbhag, E. Rosenbaum, and A. Singer, “A study of BER optimal ADC based receivers for serial links”, *IEEE Transactions on Circuits and Systems*, vol. 63, no. 5, pp. 693-704, May 2016.
- S. Zhang and N. R. Shanbhag, “Embedded error compensation for DSP and machine learning systems”, *IEEE Transactions on Signal Processing*, vol. 64, no. 13, pp. 3338-3350, July 2016.
- E. Kim, J. Choi, N. R. Shanbhag, and R. Rutenbar, “Error resilient and energy efficient MRF message passing based stereo image matching”, *IEEE Transactions on VLSI*, vol. 24, no. 3, pp. 897-908, March 2016.
- S. Zhang, J. Tu, N. R. Shanbhag, and P. Krein, “A 0.79 pJ/K-gate, 83% efficient unified core and voltage regulator architecture for sub/near-threshold operation in 130nm CMOS”, *IEEE Journal of Solid-State Circuits*, vol. 49, no. 11, pp. 2644-2657, November 2014.
- S. Zhang, N. R. Shanbhag, and P. Krein, “System-Level Optimization of Switched-Capacitor VRM and Core for Sub/Near-Vt Computing”, *IEEE Transactions on Circuits and Systems - II*, vol. 61, no. 9, pp. 726-730, September 2014.
- R. A. Abdallah, and N. R. Shanbhag, “Reducing energy at the minimum energy operating point (MEOP) via statistical error compensation”, *IEEE Transactions on VLSI*, vol. 22, no. 6, pp. 1328-1337, June 2014.
- E. P. Kim, D. Baker, S. Narayanan, N. R. Shanbhag, D. L. Jones, “A 3.6-mW 50-MHz PN code acquisition filter via statistical error compensation in 180nm CMOS”, *IEEE Transactions on VLSI*, April 2014.
- R. A. Abdallah, and N. R. Shanbhag, “An energy-efficient ECG processor in 45nm CMOS using statistical error compensation”, *IEEE Journal of Solid-State Circuits*, vol. 48, no. 11, pp. 2882-2893, November 2013.
- R. A. Abdallah, and N. R. Shanbhag, “Robust and energy-efficient multimedia systems via likelihood processing”, *IEEE Transactions on Multimedia*, vol. 15, no. 2, pp. 257-267, February 2013.
- R. Narasimha, M. Lu, N. R. Shanbhag, and A. Singer, “BER-Optimal Analog-to-Digital converters for communication links”, *IEEE Transactions on Signal Processing*, vol. 60, no. 7, pp. 3683-3691, July 2012.
- A. Ahmed, R. Koetter, and N. R. Shanbhag, “VLSI architectures for soft-decision decoding of Reed-Solomon codes”, *IEEE Transactions on Information Theory*, vol. 57, no. 2, pp. 648-667, February 2011.
- E. Kim and N. R. Shanbhag, “Soft N-modular redundancy”, *IEEE Transactions on Computers*, vol. 61, no. 3, pp. 323-336, March 2012.
- R. A. Abdallah, and N. R. Shanbhag, “Minimum energy operation via error-resiliency”, *IEEE Embedded Systems Letter*, vol. 2, no. 4, pp. 115-118, December 2010.
- G. Varatkar, S. Narayanan, N. Shanbhag and D. Jones, “The stochastic networked computation”, *IEEE Transactions on VLSI*, vol. 18, no. 10, pp. 1421-1432, October 2010.
- S. Narayanan, G. Varatkar, D. L. Jones, and N. R. Shanbhag, “Computation as estimation: A general framework for robustness and energy-efficiency in SoCs”, *IEEE Transactions on Signal Processing*, vol. 58, no. 8, pp. 4416-4421, August 2010.
- R. Narasimha and N. R. Shanbhag, “Design of energy-efficient high-speed links via forward error-correction (FEC)”, *IEEE Transactions on Circuits and Systems-II*, vol. 57, no. 5, pp. 359-363, May 2010.
- R. Abdallah and N. R. Shanbhag, “Error-resilient low-power Viterbi decoder architectures”, *IEEE Transactions on Signal Processing*, vol. 57, no. 12, pp. 4906-4917, December 2009.
- H.-M. Bae, J. B. Ashbrook, N. R. Shanbhag, and A. C. Singer, “Fast power transient management for OC-192 add/drop networks”, *IEEE Journal of Solid-State Circuits*, vol. 43, no. 12, pp. 2958-2966, December 2008.
- A. Singer, N. Shanbhag and H.-M. Bae, “Electronic dispersion compensation”, *IEEE Signal Processing Magazine*, vol. 25, no. 6, pp. 110-130, November 2008.
- N. Shanbhag, S. Mitra, G. D. Veciana, M. Orshansky, R. Marculescu, J. Roychowdhury, D. Jones, and J. Rabaey, “The search for alternative computational paradigms for the post-silicon era”, *IEEE Design and Test of Computers*, pp. 334-343, July/August 2008.

- G. Varatkar and N. Shanbhag, "Error-resilient motion-estimation architecture", *IEEE Transactions on VLSI*, vol. 16, no. 10, pp. 1399-1412, October 2008.
- S. Sridhara, G. Balamurugan, and N. R. Shanbhag, "Joint equalization and coding for on-chip bus communications", *IEEE Transactions on VLSI*, vol. 16, no. 3, pp. 314-318, March 2008.
- S. Sridhara and N. R. Shanbhag, "Coding for reliable on-chip busses: A class of fundamental bounds and practical codes", *IEEE Transactions on CAD*, vol. 26, no. 5, pp. 977-982, May 2007.
- M. Zhang and N. R. Shanbhag, "Dual sampling skewed CMOS design for soft error-tolerance", *IEEE Transactions on CAS II*, vol. 53, no. 12, pp. 1461-1465, Dec. 2006.
- M. Zhang, S. Mitra, T. M. Mak, N. Seifert, Q. Shi, K.-S. Kim, N. R. Shanbhag, N. Wang, and S. Patel, "Robust sequential element design with built-in soft-error resilience", *IEEE Transactions on TVLSI*, vol. 14, no. 12, pp. 1368-1378, December 2006.
- H.-M. Bae, J. B. Ashbrook, J. Park, N. R. Shanbhag, A. C. Singer, and S. C. Chopra, "An MLSE receiver for electronic dispersion compensation of OC-192 fiber links", *IEEE Journal of Solid-State Circuits*, vol. 41, no. 11, pp. 2541-2554, November 2006.
- M. Zhang and N. R. Shanbhag, "Soft error-rate analysis (SERA) methodology", *IEEE Transactions on CAD*, vol. 25, no. 10, pp. 2140-2155, October 2006.
- B. Shim and N. R. Shanbhag, "Energy-efficient soft-error tolerant digital signal processing", *IEEE Trans. on VLSI*, vol. 14, no. 4, pp. 336-348, April 2006.
- M. Mansour and N. R. Shanbhag, "A 640-Mb/s 2048-bit programmable LDPC decoder chip", *IEEE Journal of Solid-State Circuits*, vol. 41, no. 3, pp. 684-698, March 2006.
- S. Sridhara and N. R. Shanbhag, "Coding for system-on-chip networks: A unified framework", *IEEE Transactions on VLSI*, vol. 13, no. 2, pp. 655-667, June 2005.
- Seok-Jun Lee, Naresh R. Shanbhag, and Andrew C. Singer, "A 285-MHz MAP decoder in 0.18 μ m CMOS", *IEEE Journal of Solid-State Circuits*, vol. 40, no. 8, pp. 1718-1725, August 2005.
- Seok-Jun Lee, Andrew C. Singer, and Naresh R. Shanbhag, "Linear turbo equalization analysis via linearized BER transfer and EXIT charts", *IEEE Tran. Signal Processing*, vol. 53, no. 8, pp. 2883-2897, August 2005.
- S.-J. Lee, N. R. Shanbhag and A. C. Singer, "Area-efficient, high-throughput MAP decoder architectures", *IEEE Trans. on VLSI Systems*, vol. 13, no. 8, pp. 921-933, August 2005.
- J. E. Jaussi, G. Balamurugan, D. R. Johnson, B. Casper, A. Martin, J. Kennedy, N. Shanbhag, R. Mooney, "8-Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation, and clock de-skew", *IEEE Journal of Solid-State Circuits*, vol. 40, no. 1, pp. 80-88, January 2005.
- M. Mansour and N. R. Shanbhag, "A novel design methodology for high-performance programmable decoder cores for AA-LDPC codes", *Journal of VLSI Signal Processing*, pp. 371-382, 2005.
- S.-J. Lee, N. R. Shanbhag and A. C. Singer, "Energy-efficient VLSI architecture for linear turbo equalizer", *Journal of VLSI Signal Processing*, vol. 39, pp. 49-62, 2005.
- M. Lucas, N. R. Shanbhag, K. Roy, F. Kurdahi and J. Fagan, "High-power keeps cool", *IEEE Circuits and Devices Magazine*, vol. 20, no. 4, pp. 22-30, July-August, 2004.
- B. Shim, S. Sridhara and N. R. Shanbhag, "Reliable low-power digital signal processing via reduced precision redundancy", *IEEE Trans. on VLSI Systems*, vol. 12, no. 5, pp. 497-510, May 2004.
- N. R. Shanbhag, "Reliable and efficient system-on-a-chip design", *IEEE Computer Magazine*, vol. 37, no. 3, pp. 42-50, March 2004.
- R. Hegde and N. R. Shanbhag, "A voltage overscaled low-power digital filter IC", *IEEE Journal of Solid-State Circuits*, vol. 39, no. 2, pp. 388-391, February 2004.
- M. Mansour and N. R. Shanbhag, "High-throughput LDPC decoders", *IEEE Trans. on VLSI Systems*, vol. 11, no. 6, pp. 976-996, December 2003.
- M. Mansour and N. R. Shanbhag, "VLSI architectures for SISO-APP decoders", *IEEE Trans. on VLSI Systems*, vol. 11, no. 4, pp. 627-650, August 2003.
- L. Wang and N. R. Shanbhag, "Low-power MIMO signal processing", *IEEE Trans. On VLSI*, vol. 11, no. 3, pp. 434-445, June 2003.
- L. Wang and N. R. Shanbhag, "Energy-efficiency bounds for deep submicron VLSI systems in the presence of noise", *IEEE Trans. on VLSI*, vol. 11, no. 3, pp. 254-269, April 2003.
- L. Wang and N. R. Shanbhag, "Low-power filtering via adaptive error-cancellation", *IEEE Trans. on Signal Processing*, vol. 51, no. 2, pp. 575-583, February 2003.
- B. Shim and N. R. Shanbhag, "Complexity analysis of multicarrier and single-carrier systems for very high-speed digital subscriber lines", *IEEE Trans. on Signal Processing*, vol. 51, no. 1, pp. 282-292, January 2003.

- R. K. Krishnamurthy, A. Alvandpour, G. Balamurugan, N. Shanbhag, K. Soumyanath, and S. Borkar, "A 130nm 6GHz 256x32b leakage-tolerant register file", *IEEE Journal of Solid-State Circuits*, vol. 37, no. 4, pp. 624-632, May 2002.
- R. Hegde and N. R. Shanbhag, "Soft digital signal processing", *IEEE Trans. on VLSI Systems*, vol. 9, no. 6, pp. 813-823, December 2001.
- D. Sarwate and N. Shanbhag, "High-speed architectures for Reed-Solomon decoders", *IEEE Trans. on VLSI Systems*, vol. 9, no. 5, pp. 641-655, October 2001.
- G. Balamurugan and N. R. Shanbhag, "The twin-transistor noise-tolerant dynamic circuit technique", *IEEE Journal of Solid-State Circuits*, vol. 36, no. 2, pp. 273-280, February 2001.
- S. Appadwedula, M. Goel, N. R. Shanbhag, D. L. Jones and K. Ramchandran, "Total system energy minimization for wireless image transmission", *Journal of VLSI Signal Processing*, vol. 27, pp. 99-117, 2001.
- L. Wang and N. R. Shanbhag, "An energy-efficient noise-tolerant dynamic circuit technique", *IEEE Trans. on Circuits and Systems, Part II*, vol. 47, no. 11, pp. 1300-1306, November 2000.
- R. Hegde and N. R. Shanbhag, "Towards achieving energy-efficiency in presence of deep submicron noise", *IEEE Trans. on VLSI Systems*, vol. 8, no. 4, pp. 379-391, August 2000.
- M. Goel and N. R. Shanbhag, "Dynamic algorithm transforms (DAT): A Systematic approach to low- power reconfigurable signal processing", *IEEE Trans. on VLSI Systems*, vol. 7, no. 4, pp. 463-476, December 1999.
- S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Information-theoretic bounds on average signal transition activity", *IEEE Trans. on VLSI Systems*, vol. 7, no. 3, pp. 359-368, September 1999.
- S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Signal coding for low power: Fundamental limits and practical realizations", *IEEE Trans. on Circuits and Systems, Part II*, vol. 46, no. 7, pp. 923-929, July 1999.
- S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Decorrelating (DECOR) transformations for low-power digital filters", *IEEE Trans. on Circuits and Systems, Part II*, vol. 46, no. 6, pp. 776-788, June 1999.
- S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "A coding framework for low-power address and data busses", *IEEE Trans. on VLSI Systems*, vol. 7, no. 2, pp. 212-221, June 1999.
- R. Hegde and N. R. Shanbhag, "A low-power phase-splitting adaptive equalizer architecture for high bit-rate communication systems", *IEEE Trans. on Signal Processing*, vol. 47, no. 3, pp. 911-915, March 1999.
- M. Goel and N. R. Shanbhag, "Dynamic algorithm transforms for low-power reconfigurable adaptive equalizers", *IEEE Trans. on Signal Processing*, vol. 47, no. 10, pp. 2821-2832, October 1999.
- N. R. Shanbhag, "Algorithms transformation techniques for low-power wireless VLSI systems design", *International Journal of Wireless Information Networks*, vol. 5, no. 2, pp. 147-171, 1998.
- G.-H. Im and N. R. Shanbhag, "A pipelined adaptive NEXT canceller", *IEEE Trans. On Signal Processing*, vol. 46, no. 8, pp. 2252-2258, August 1998.
- N. R. Shanbhag and G.-H. Im, "VLSI Systems Design of 51.84 Mb/s Transceivers for ATM-LAN and Broadband Access", *IEEE Trans. On Signal Processing*, vol. 46, no. 5, pp. 1403-1416, May 1998.
- M. Goel and N. R. Shanbhag, "Finite-precision analysis of the pipelined strength-reduced adaptive filter", *IEEE Trans. On Signal Processing*, vol. 46, no. 6, pp. 1763-1769, June 1998.
- S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Estimation of signal transition activity from word-level statistics", *IEEE Trans. on CAD*, vol. 16, no. 7, pp. 718-733, July 1997.
- N. R. Shanbhag and M. Goel, "Low-power adaptive filter architectures and their application to 51.84 Mb/s ATM-LAN", *IEEE Trans. on Signal Processing*, vol. 45, no. 5, pp. 1276-1290, May 1997.
- N. R. Shanbhag, "A mathematical basis for power-reduction in digital VLSI systems", *IEEE Trans. on Circuits and Systems, Part II*, vol. 44, no. 11, pp. 935-951, November 1997.
- N. R. Shanbhag and G.-H. Im, "Pipelined adaptive IIR filter architectures using scattered and relaxed look-ahead transformations", *IEEE Trans. on Signal Processing*, vol. 44, no. 7, pp. 1841-1847, July 1996.
- N. R. Shanbhag and K. K. Parhi, "Pipelined adaptive DFE architectures using relaxed look-ahead", *IEEE Trans. on Signal Processing*, vol. 43, no. 6, pp. 1368-1385, June 1995.
- N. R. Shanbhag and K. K. Parhi, "Finite-precision analysis of the pipelined ADPCM coder", *IEEE Trans. on Circuits and Systems*, vol. 40, no. 12, pp. 364-368, May 1994.
- N. R. Shanbhag and K. K. Parhi, "Relaxed Look-ahead pipelined LMS adaptive filters and their application to ADPCM coder", *IEEE Trans. on Circuits and Systems*, vol. 40, no. 12, pp. 753-766, December 1993.
- N. R. Shanbhag and K. K. Parhi, "A pipelined adaptive lattice filter architecture", *IEEE Trans. on Signal Processing*, vol. 41, no. 5, pp. 1925-1939, May 1993.
- N. R. Shanbhag and K. K. Parhi, "A pipelined adaptive differential vector quantizer for low-power speech coding applications", *IEEE Trans. on Circuits and Systems*, vol. 40, pp. 347-349, May 1993.
- L. R. Pujara and N. R. Shanbhag, "Some stability theorems for polygons of polynomials", *IEEE Trans. on Automatic Control*, vol. 37, no. 11, pp. 1845-1849, November 1992.

- N. R. Shanbhag, "An improved systolic architecture for 2-D digital filters", *IEEE Trans. on Signal Processing*, vol. 39, no. 5, pp. 1195-1202, May 1991.
 - N. R. Shanbhag and R. E. Siferd, "A single-chip pipelined 2-D FIR filter using residue arithmetic", *IEEE Journal of Solid-State Circuits*, vol. 26, no. 5, pp. 796-805, May 1991.
 - N. R. Shanbhag, D. Nagchoudhuri, R. E. Siferd and G. S. Visweswaran, "Quaternary logic circuits in CMOS technology", *IEEE Journal of Solid-State Circuits*, vol. 25, pp. 790-799, June 1990.
 - N. R. Shanbhag and P. Juneja, "Parallel Implementation of a 4x4-bit multiplier using modified Booth's algorithm", *IEEE Journal of Solid-State Circuits*, vol. 23, no. 4, pp. 1010-1013, August 1988.
- **Conference Publications**
- A. D. Patil, M. Tuttle, A. G. Schwing, and N. R. Shanbhag, "Robustifying L_∞ adversarial training to the union of perturbation models," arXiv preprint, arXiv:2105.14710, 2021.
 - H. Dbouk and N. R. Shanbhag, "Generalized depthwise-separable convolutions for adversarially robust and efficient neural networks," *Neural Information Processing Systems (NeurIPS)*, December 2021.
 - S. K. Gonugondla, A. D. Patil, and N. R. Shanbhag, "SWIPE: Enhancing robustness of ReRAM crossbars for in-memory computing," *IEEE Conference on Computer-Aided Design (ICCAD)*, November 2020.
 - S. K. Gonugondla, C. Sakr, H. Dbouk, and N. R. Shanbhag, "Fundamental limits on the precision of in-memory architectures," *IEEE Conference on Computer-Aided Design (ICCAD)*, November 2020 (**invited**).
 - H. Dbouk, H. Sanghvi, M. Mehendale, and N. Shanbhag, "DBQ: A differentiable branch quantizer for lightweight deep neural networks," *European Conference on Computer Vision (ECCV)*, July 2020.
 - H. Dbouk, H. Geng, C. M. Vineyard, and N. R. Shanbhag, "Low-complexity fixed-point convolutional networks for automatic target recognition," *IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP)*, May 4-8, 2020.
 - H. Dbouk, S. Gonugondla, C. Sakr, and N. R. Shanbhag, "KeyRAM: A 0.34 uJ/decision 18k decisions/s recurrent attention in-memory processor for keyword spotting," *IEEE Custom Integrated Circuits Conference (CICC)*, March 22-25, 2020.
 - A. D. Patil, H. Hua, S. K. Gonugondla, M. Kang, and N. R. Shanbhag, "An MRAM-based deep in-memory architecture for deep neural networks," *IEEE International Symposium on Circuits and Systems (ISCAS)*, Sapporo, Japan, May 2019.
 - A. D. Patil, S. Manupatruni, D. Nikonov, I. A. Young, and N. R. Shanbhag, "An energy-efficient classifier via boosted spin channel networks," *IEEE International Symposium on Circuits and Systems (ISCAS)*, Sapporo, Japan, May 2019. (**Best Student Paper Award**)
 - C. Sakr, N. Wang, C. Chen, J. Choi, A. Agrawal, N. R. Shanbhag, and K. Gopalakrishnan, "Accumulation bit-width scaling for ultra-low precision training of deep networks," *International Conference on Learning Representations (ICLR)*, New Orleans, May 2019.
 - C. Sakr and N. R. Shanbhag, "Per-tensor fixed-point quantization of the back-propagation algorithm," *International Conference on Learning Representations (ICLR)*, New Orleans, May 2019.
 - Y. Kim, M. Kang, L. R. Varshney, and N. R. Shanbhag, "SRAM bit-line swings optimization using generalized waterfilling," *IEEE International Symposium on Information Theory (ISIT)*, Vail, CO, June 2018.
 - P. Srivastava, M. Kang, S. K. Gonugondla, S. Lim, J. Choi, V. Adve, N. S. Kim, and N. R. Shanbhag, "PROMISE: An end-to-end design of a programmable mixed-signal accelerator for machine learning algorithms", *IEEE/ACM International Symposium on Computer Architecture (ISCA)*, Los Angeles, CA, June 2018. (**Honorable Mention in IEEE Micro Top Picks 2019**)
 - S. K. Gonugondla, M. Kang, Y. Kim, M. Helm, S. Eilert, and N. R. Shanbhag, "Energy-efficient deep in-memory architecture for NAND flash memories", *IEEE International Symposium on Circuits and Systems (ISCAS)*, Florence, Italy, May 2018. (**Best Student Paper Award**)
 - N. R. Shanbhag, Y. Kim, A. Singer, B. Murmann, N. Verma, J. Rabaey, and D. Blaauw, "Systems on Nanoscale Information fabriCs", *Government Microcircuit Applications & Critical Technology (GOMACTech) Conference*, Miami, FL, March 2018.
 - S. K. Gonugondla, M. Kang, and N. R. Shanbhag, "A 42 pJ/decision 3.12 TOPS/W robust in-memory machine learning classifier with on-chip training", *International Solid-State Circuits Conference (ISSCC)*, San Francisco, CA, February 2018.
 - M. Kang, S. Gonugondla, N. R. Shanbhag, "A 19.4 nJ/decision 364K decisions/s in-memory random forest classifier in 6T SRAM array", *European Solid-State Circuits Conference (ESSCIRC)*, Leuven, Belgium, September 2017.
 - C. Sakr, Y. Kim, and N. Shanbhag, "Analytical guarantees on numerical precision of deep neural networks", *International Conference on Machine Learning (ICML)*, Sydney, Australia, August 6-11, 2017.

- D. Patil, S. Manipatruni, D. Nikonov, I. A. Young, and N. R. Shanbhag, “Shannon-inspired statistical computing to enable spintronics”, *arxiv:1702.06119*, February 2017.
- C. Sakr, A. Patil, S. Zhang, Y. Kim, and N. R. Shanbhag, “Minimum precision requirements of the SVM-SGD algorithm”, *IEEE Conference on Acoustics Speech and Signal Processing (ICASSP)*, Shanghai, China, March 20-25, 2016.
- A. D. Patil, N. R. Shanbhag, L. R. Varshney, E. Pop, H.-S. P. Wong, S. Mitra, J. Rabaey, J. Weldon, L. Pileggi, S. Manipatruni, D. Nikonov, and I. A. Young, “A systems approach to computing in beyond CMOS fabrics”, *Design Automation Conference (DAC)*, Austin, TX, June 2017.
- Y. Lin, C. Sakr, Y. Kim, and N. R. Shanbhag, “PredictiveNet: An energy-efficient convolutional neural network via zero prediction”, *IEEE International Symposium on Circuits and Systems (ISCAS)*, Baltimore, MD, May 28-31, 2017.
- Y. Lin, S. Zhang, and N. R. Shanbhag, “Variation-tolerant architectures for convolutional neural networks in the near threshold regime”, *IEEE Workshop on Signal Processing Systems (SiPS)*, pp. 17-22, Dallas, TX, October 26-28 2016. **(Best Student Paper Award)**
- N. R. Shanbhag, “Machine learning in Silicon – A Communications-inspired approach”, *International Conference on Machine Learning*, New York City, June 19-June 24, 2016.
- N. C. Wang, S. K. Gonugondla, I. Nahlus, N. R. Shanbhag, and E. Pop, “GDOT: a graphene-based nanofunction for dot-product computation”, *IEEE Symposium on VLSI Technology*, Honolulu, HI, 14-16 June 2016.
- S. Gonugondla, B. Shim, and N. R. Shanbhag, “Perfect error compensation via algorithmic error cancellation”, *IEEE Conference on Acoustics Speech and Signal Processing (ICASSP)*, Shanghai, China, March 20-25, 2016.
- J. Choi, A. Patil, R. Rutenbar, and N. R. Shanbhag, “Analysis of error resiliency of belief propagation in computer vision”, *IEEE Conference on Acoustics Speech and Signal Processing (ICASSP)*, Shanghai, China, March 20-25, 2016.
- S. Zhang and N. R. Shanbhag, “Probabilistic error models for machine learning kernels implemented on stochastic nanoscale fabrics”, *Design Automation and Test in Europe (DATE)*, Dresden, Germany, March 14-18, 2016.
- Patil, S. Manipatruni, D. Nikonov, I. Young, and N. R. Shanbhag, “Enabling spin logic via Shannon-inspired statistical computing”, *Joint International Magnetics Conference (Intermag) and Magnetism and Magnetic Materials Conference (MMM)*, San Diego, CA, January 11-15, 2016.
- S. Zhang and N. R. Shanbhag, “Reduced overhead error compensation for energy efficient machine learning kernels”, *Computer-Aided Design (ICCAD), 2015 IEEE/ACM International Conference on*, Austin, TX, November 2-6, 2015.
- M. Kang, S. Gonugondla, M.-S. Keel, and N. Shanbhag, “An energy-efficient memory-based high-throughput, VLSI architecture for convolutional networks”, *IEEE Conference on Acoustics Speech and Signal Processing (ICASSP)*, Brisbane, Australia, April 19-24, 2015.
- M. Kang, E. P. Kim, M.-S. Keel, and N. Shanbhag, “Energy-efficient and high throughput sparse distributed memory architecture”, *IEEE International Symposium on Circuits and Systems (ISCAS)*, Lisbon, Portugal, May 24-27, 2015. **(Best Student Paper Award)**
- E. P. Kim and N. R. Shanbhag, “Energy-efficient accelerator architecture for stereo image matching using approximate computing and statistical error compensation”, *IEEE Global Conference on Signal and Information Processing (GlobalSIP)*, Atlanta, GA, December 3-5, 2014.
- S. Zhang and N. R. Shanbhag, “Embedded error compensation for energy efficient DSP systems”, *IEEE Global Conference on Signal and Information Processing (GlobalSIP)*, pp. 30-34, Atlanta, GA, December 3-5, 2014.
- Nahlus, E. P. Kim, N. R. Shanbhag, and D. Blaauw, “Energy-efficient dot product computation using a switched analog circuit architecture”, *2014 International Symposium on Low-Power Electronic Design (ISLPED)*, pp. 315-318, La Jolla, CA, August 11-13, 2014.
- Wadhwa, M. Madhow, and N. Shanbhag, “Space-time slicer architectures for analog-to-information conversion in channel equalizers”, *IEEE International Conference on Communications*, Sydney, Australia, June 2014.
- M. Kang, M.-S. Keel, N. Shanbhag, S. Eilert, and K. Curewitz, “An energy-efficient VLSI architecture for pattern recognition via deep embedding of computation in SRAM”, *IEEE Conference on Acoustics Speech and Signal Processing (ICASSP)*, Florence, Italy, May 4-9, 2014.
- E. Kim, J. Choi, N. Shanbhag, R. Rutenbar, “A robust message passing based stereo matching kernel via system-level error resiliency”, *IEEE Conference on Acoustics Speech and Signal Processing (ICASSP)*, Florence, Italy, May 4-9, 2014.
- Choi, E. P. Kim, R. Rutenbar, and N. Shanbhag, “Error resilient MRF message passing architecture for stereo matching”, *Proceedings of the 2013 IEEE Workshop on Signal Processing Systems (SiPS 2013)*, Taipei, Taiwan, October 16-18 2013.
- R. A. Abdallah, and N. Shanbhag, “Error-resilient systems via statistical signal processing”, *Proceedings of the 2013 IEEE Workshop on Signal Processing Systems (SiPS 2013)*, Taipei, Taiwan, October 16-18 2013.

- E. P. Kim and N. R. Shanbhag, "Statistical analysis of algorithmic noise-tolerance", *IEEE Conference on Acoustics Speech and Signal Processing (ICASSP)*, Vancouver, Canada, May 26-31, 2013.
- P. Kairouz, A. Xu, N. Shanbhag, and A. Singer, "A sphere decoding approach to the vector Viterbi algorithm", *46th Asilomar Conference on Signals, Systems and Computers*, Pacific Grove, CA, pp. 114-118, November 4-7, 2012.
- E. P. Kim and N. R. Shanbhag, "Energy efficient LDPC decoders based on error resiliency", *Proceedings of the 2012 IEEE Workshop on Signal Processing Systems (SiPS 2012)*, Quebec City, Canada, October 17-19, 2012.
- R. A. Abdallah, and N. R. Shanbhag, "A 14.5 fJ/cycle/k-Gate, 0.33 V ECG Processor in 45 nm CMOS Using Statistical Error Compensation," *IEEE Custom Integrated Circuits Conference (CICC)*, San Jose, CA, September 9-12, 2012.
- C. Faust, R. L. Narasimha, K. Bhatia, A. Srivastava, C. Kong, H.-M. Bae, E. Rosenbaum, and N. Shanbhag, "FEC-based 4 Gb/s Backplane Transceiver in 90nm CMOS", *IEEE Custom Integrated Circuits Conference (CICC)*, San Jose, CA, September 9-12, 2012.
- R. Narasimha, G. Zeitler, N. Shanbhag, A. Singer, and G. Kramer, "System-driven metrics for the design and adaptation of analog to digital converters", *IEEE Conference on Acoustics Speech and Signal Processing (ICASSP)*, Kyoto, March 25-30, 2012.
- P. S. Shenoy, S. Zhang, R. A. Abdallah, P. T. Krein, and N. R. Shanbhag, "Overcoming the power wall: Connecting voltage domains in series", *2011 International Conference on Energy Aware Computing (ICEAC)*, pp. 1-6, 2011.
- Aadithya, Y. Lin, A. Xu, J. Roychowdhury, and N. Shanbhag, "A fully automated technique for constructing FSM abstractions of non-ideal latches in communication systems", *IEEE Conference on Acoustics Speech and Signal Processing (ICASSP)*, Kyoto, March 25-30, 2012.
- Y. Lin, A. Xu, N. R. Shanbhag, A. C. Singer, "Energy-efficient high-speed links using BER-optimal ADCs", *IEEE Electrical Design of Advanced Package & Systems Symposium*, Hangzhou, China, December 12-14, 2011.
- E. P. Kim and N. R. Shanbhag, "An energy-efficient multiple-input multiple output (MIMO) detector architecture", *Proceedings of the 2011 IEEE Workshop on Signal Processing Systems (SiPS 2011)*, Beirut, Lebanon, October 4-7 2011.
- E. P. Kim, S. P. Narayanan, N. R. Shanbhag, and D. L. Jones, "Low-power and error-resilient PN code acquisition filter via statistical error compensation", *IEEE Custom Integrated Circuits Conference*, San Jose, CA, September 18-21, 2011.
- R. A. Abdallah, P. Shenoy, N. R. Shanbhag, and P. T. Krein, "System energy minimization via joint optimization of the DC-DC converter and the core", *Proceedings of the 2011 IEEE International Symposium on Low Power Electronics and Design*, pp. 97-102, Fukuoka, Japan, August 1-3, 2011.
- N. R. Shanbhag and A. C. Singer, "System-assisted mixed-signal design", *Design and Test in Europe (DATE)*, Grenoble, France, March 2011. (*invited*)
- R. A. Abdallah, Y.-H. Lee and N. R. Shanbhag, "Timing error statistics for energy-efficient robust DSP systems", *Design Automation and Test in Europe (DATE)*, Grenoble, France, March 2011.
- Gupta, A. C. Singer, and N. R. Shanbhag, "Least squares approximation and polyphase decomposition for pipelining recursive filters", *IEEE Conference on Acoustics Speech and Signal Processing (ICASSP)*, Prague, May 22-27, 2011.
- R. A. Abdallah and N. R. Shanbhag, "Engineering of error statistics for energy-efficient robust digital signal processing systems", *Silicon Errors in Logic: System Effects (SELSE)*, Urbana, IL, March 29-30, 2011.
- R. Abdallah and N. R. Shanbhag, "Robust and energy-efficient DSP systems via output probability processing", *Proceedings of the IEEE International Conference on Computer Design (ICCD)*, pp. 38-44, Amsterdam, Netherlands, October 2010.
- R. Narasimha, N. R. Shanbhag, and A. C. Singer, "BER-aware adaptive ADC-equalizer receiver for communication links", *Proceedings of the 2010 IEEE Workshop on Signal Processing Systems (SiPS 2010)*, pp. 64-69, San Francisco, CA, October 2010.
- N. R. Shanbhag, R. Abdallah, R. Kumar, and D. L. Jones, "Stochastic computation", *IEEE/ACM Design Automation Conference (DAC)*, pp. 859-864, June 2010 (*invited*).
- Lu, N. R. Shanbhag, and A. Singer, "BER-optimal ADCs for Communication Links, *IEEE International Symposium on Circuits and Systems (ISCAS)*, pp. 1029-1032, 2010.
- E. Kim and N. R. Shanbhag, "Soft NMR: Analysis and Application to DSP Systems", *IEEE Conference on Acoustics, Speech, and Signal Processing*, pp. 1494-1497, March 2010.
- J. Cho, N. R. Shanbhag, W. Sung, "Low-power implementation of a high-throughput LDPC decoder for IEEE 802.11n standard", *Proceedings of the 2009 IEEE Workshop on Signal Processing Systems (SiPS 2009)*, pp. 40-45, 2009.
- P. Milosevic, J. E. Schutt-Aine, and N. R. Shanbhag, "DSP-based multimode signaling for FEXT reduction in multi-Gbps links", *Proceedings of the 2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS '09)*, pp. 45-48, 2009.
- R. L. Narasimha, Nirmal Warke and Naresh Shanbhag, "Impact of DFE Error Propagation in FEC-based high-speed I/O links", *GLOBECOM*, 2009.

- R. L. Narasimha, and N. R. Shanbhag, "Energy-efficient performance budgeting in FEC-based high-speed I/O links", *2009 IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems (EPEPS '09)*, pp. 41-44, 2009.
- R. Abdallah, S-J. Lee, M. Goel, and N. R. Shanbhag, "Low-power low complexity Viterbi decoder for tail-biting codes in Long Term Evolution", *IEEE Workshop on Signal Processing Systems (SiPS)*, pp. 185-190, Tampere, Finland, October 2009.
- E. Kim, R. Abdallah, and N. R. Shanbhag, "Soft NMR: Exploiting statistics for energy-efficiency", *Int. Symposium on System-on-Chip (SOC)*, pp. 52-55, Tampere, Finland, October 2009.
- R. Abdallah, and N. R. Shanbhag, "Error-resilient Viterbi decoders via state-clustering", *Proceedings of the 2008 IEEE Workshop on Signal Processing Systems*, Washington, D.C., October 8-10, 2008.
- R. L. Narasimha, and N. R. Shanbhag, "Forward error-correction for high-speed I/O", *Proceedings of the 42nd Annual Asilomar Conference on Signals, Systems, and Computers*, pp. 1513-1517, October 26-29, 2008.
- R. Abdallah, and N. R. Shanbhag, "Error-resilient Viterbi decoders", *Proceedings of the 2008 IEEE International Symposium on Low Power Electronics and Design*, Bangalore, India, August 11-13, 2008.
- G. Varatkar, S. P. Narayanan, N. Shanbhag, and D. L. Jones, "Trends in energy-efficiency and robustness of stochastic sensor NOC", *IEEE Great Lakes Symposium on VLSI*, Orlando, FL, May 4-6, 2008.
- G. Varatkar, S. P. Narayanan, N. Shanbhag and D. L. Jones, "Variation-tolerant, low-power PN-code acquisition using stochastic sensor NOC", *IEEE International Symposium on Circuits and Systems*, Seattle, WA, May 18-21, 2008.
- S. P. Narayanan, G. Varatkar, D. L. Jones, and N. Shanbhag, "Computation is estimation: Estimation-theoretic IC design improves robustness and reduces power", *Proceedings of IEEE International Conference on Acoustics, Speech and Signal Processing*, March 30-April 4, 2008.
- Singer, N. Shanbhag, and H.-M. Bae, "Electronic equalization of fiber optic links", *International Zurich Seminar on Communications*, Zurich, Switzerland, March 12-14, 2008.
- H.-M. Bae, J. Ashbrook, N. Shanbhag, and A. Singer, "An 11.5 Gb/s MLSE based CDR IC with Dynamic Power-Transient Tolerance", *Proceedings of the 2008 International Solid-State Circuits Conference*, February, 2008.
- S. P. Narayanan, G. Varatkar, D. L. Jones, and N. Shanbhag, "Sensor-Networks-Inspired low-power robust PN code acquisition", *Proceedings of the 41st Annual Asilomar Conference on Signals, Systems, and Computers*, November 4-7, 2007.
- G. Varatkar, S. P. Narayanan, N. Shanbhag and D. L. Jones, "Variation-tolerant motion estimation architecture", *IEEE Workshop on Signal Processing Systems (SIPS 2007)*, Shanghai, China, October 17-19, 2007.
- G. Varatkar, S. P. Narayanan, N. Shanbhag and D. L. Jones, "Sensor network-on-a-chip", *IEEE Symposium on System-on-a-Chip Design*, Tampere, Finland, November 19-21, 2007.
- G. Varatkar and N. R. Shanbhag, "Energy-efficient motion estimation using error-tolerance", *Proceedings of the 2006 International Symposium on Low Power Electronics and Design*, pp. 113-118, October 2006.
- H.-M. Bae, J. Ashbrook, J. Park, N. Shanbhag, A. Singer and S. Chopra, "An MLSE receiver for electronic dispersion compensation of OC-192 fiber links", *Proceedings of the 2006 International Solid-State Circuits Conference*, pp. 874-883, February 2006.
- S. Sridhara, G. Balamurugan, and N. R. Shanbhag, "Joint equalization and coding for on-chip bus communication", *International Conference on Quality Electronic Design (ISQED)*, pp. 642-647, 2005, San Jose, CA.
- S. Sridhara and N. R. Shanbhag, "A low-power bus design using joint repeater insertion and coding", *Proceedings of the 2005 International Symposium on Low Power Electronics and Design*, pp. 99-102, August 2005.
- Zhang and N. Shanbhag, "A CMOS design style for logic circuit hardening," *IEEE International Reliability Physics Symposium*, pp. 223-229, April 17-21, 2005.
- Zhang and N. Shanbhag, "An energy-efficient circuit technique for single event transient noise-tolerance," *IEEE International Symposium on Circuits and Systems*, pp. 636-639, May 23-26, 2005.
- S. Sridhara and N. R. Shanbhag, "Coding for reliable buses: fundamental limits and practical codes", *IEEE VLSI Design Conference*, Kolkatta, India, January, 2005.
- Shim, M. Zhang, and N. R. Shanbhag, "A novel forward-backward predictor based low-power DSP system", *IEEE Workshop on Signal Processing Systems (SIPS2004)*, Austin, TX.
- A. Ahmed, R. Koetter and N. R. Shanbhag, "Performance analysis of the adaptive parity check matrix based soft-decision decoding algorithm", vol. 2, pp. 1995-1999, November 2005.
- A. Ahmed, R. Koetter and N. R. Shanbhag, "Reduced complexity interpolation for soft-decoding of Reed-Solomon codes", *IEEE International Symposium on Information Theory*, pp. 385, Chicago, IL, June 2004.
- S.-J. Lee, N. R. Shanbhag, and A. C. Singer, "Switching methods for linear turbo equalization," in *IEEE International Symposium on Circuits and Systems*, pp. 601-604, Vancouver, Canada, May 2004.

- S.-J. Lee, A. C. Singer, and N. R. Shanbhag, "Switching LMS linear turbo equalization," in *IEEE International Conference on Acoustics, Speech and Signal Processing*, pp. 641-644, Montreal, Canada, May 2004.
- S. Sridhara, A. Ahmed, and N. R. Shanbhag, "Area and energy efficient crosstalk avoidance codes for on-chip busses", *International Conference on Computer Design*, San Jose, CA, October 11-13, 2004.
- M. Zhang and N. R. Shanbhag, "A soft error rate analysis (SERA) methodology", *Proceedings of International Conference on Computer-Aided Design*, 2004.
- R. Shanbhag, "A communication-theoretic design paradigm for reliable SOCs", *Design Automation Conference*, pp. 76, Anaheim, CA, June 2004.
- S. Sridhara and N. R. Shanbhag, "Coding for systems-on-a-chip networks: A unified framework", *Design Automation Conference*, pp. 103-106, Anaheim, CA, June 2004.
- A. Ahmed, R. Koetter and N. R. Shanbhag, "VLSI architectures for soft-decoding of Reed-Solomon codes", *International Communications Conference*, pp. 2584-2590, Paris, France, June 2004.
- J. Jaussi, G. Balamurugan, D. Johnson, B. Casper, A. Martin, J. Kennedy, R. Mooney, and N. Shanbhag, "An 8Gb/s source-synchronous I/O link with adaptive receiver equalization, offset cancellation, and clock de-skew", *2004 International Solid-State Circuits Conference*, 2004.
- G. Balamurugan, R. Mooney, and N. R. Shanbhag, "Receiver adaptation and system characterization of an 8Gbps source-synchronous I/O link using on-die circuits in 0.13um CMOS", *2004 IEEE Symposium on VLSI Circuits*, pp. 356-359, Honolulu, HI.
- S. Sridhara, G. Balamurugan, and N. R. Shanbhag, "System design of a low-power I/O link", *Proceedings of Asilomar Conference*, pp. 1468-1472, November 2003.
- S.-J. Lee and N. R. Shanbhag, "A high-throughput VLSI architecture for linear turbo equalization", *Proceedings of Asilomar Conference*, November 2003.
- S.-J. Lee and A. C. Singer, "Convergence analysis of linear turbo equalizer," in *2003 Asilomar Conference on Signals, Systems and Computers*, November 2003.
- S.-J. Lee, A. C. Singer, and N. R. Shanbhag, "Analysis of linear turbo equalizer via EXIT chart," in *Proc. of Global Telecommunication Conference 2003*, December 2003.
- Shim, N. Shanbhag and S.-J. Lee, "Energy-efficient soft error-tolerant digital signal processing", in *Proceedings of 37th Annual Asilomar Conference on Signals, Systems, and Computers*, November 2003.
- G. Balamurugan and N. R. Shanbhag, "Modeling and mitigation of jitter in multi-Gbps source-synchronous I/O links", *Proceedings of the 21st International Conference on Computer Design*, Page(s): 254 -260, October 13-15, 2003.
- G. Balamurugan and N. R. Shanbhag, "Modeling of jitter in high-speed inter-chip communication systems", *Proceedings of the 37th Annual Asilomar Conference on Signals, Systems, and Computers*, November 2003.
- J. Jaussi, G. Balamurugan, D. Johnson, B. Casper, A. Martin, J. Kennedy, R. Mooney, and N. Shanbhag, "An 8Gb/s Source-Synchronous I/O Link with Adaptive Receiver Equalization, Offset Cancellation, and Clock De-skew", *Proceedings of the 2004 International Solid-State Circuits Conference*, pp. 246-247.
- S.-J. Lee, N. R. Shanbhag, and A. C. Singer, "A low-power VLSI architecture for turbo decoding", *Proceedings of the 2003 International Symposium on Low Power Electronics and Design*, Seoul, South Korea, August 2003.
- M. M. Mansour and N. R. Shanbhag, "A novel design methodology for high-performance programmable decoder cores for AA-LDPC codes", *Proceedings of the 2003 IEEE Workshop on Signal Processing Systems (SIPS '03)*, Seoul, South Korea, August 2003.
- A. Ahmed, N. R. Shanbhag, and R. Koetter, "Systolic interpolation architectures for soft decoding Reed-Solomon codes", *Proceedings of the 2003 IEEE Workshop on Signal Processing Systems (SIPS '03)*, Seoul, South Korea, August 2003.
- S.-J. Lee, N. R. Shanbhag, and A. C. Singer, "Area-efficient, High-throughput VLSI architecture for MAP-based turbo equalizer", *Proceedings of the 2003 IEEE Workshop on Signal Processing Systems (SIPS '03)*, Seoul, South Korea, August 2003.
- Shim and N. R. Shanbhag, "Performance analysis of algorithmic noise-tolerance techniques", *Proceedings of the 2003 IEEE International Symposium on Circuits and Systems*, vol. IV, pp. 113-116, Bangkok, Thailand, May 2003.
- H.-M. Bae and N. R. Shanbhag, "High-bandwidth transimpedance amplifier design using active transmission line", *Proceedings of the 2003 IEEE International Symposium on Circuits and Systems*, Bangkok, Thailand, May 2003.
- M. M. Mansour and N. R. Shanbhag, "Architecture-aware low-density parity-check codes", *Proceedings of the 2003 IEEE International Symposium on Circuits and Systems*, vol. II, pp. 57-60, Bangkok, Thailand, May 2003.
- M. M. Mansour and N. R. Shanbhag, "On the architecture-aware structure of LDPC codes from generalized Ramanujan graphs and their decoder architectures", in the *37th Annual Conference on Information Sciences and Systems (CISS)*, Johns Hopkins University, Baltimore, MD, March 2003.

- M. M. Mansour and N. R. Shanbhag, "Turbo decoder architectures for LDPC codes", *GlobeCOM 2002, Taiwan*, November 2002.
- M. M. Mansour and N. R. Shanbhag, "Construction of LDPC codes from Ramanujan graphs", in the *36th Annual Conference on Information Sciences and Systems (CISS)*, Princeton University, March 2002.
- M. M. Mansour and N. R. Shanbhag, "Memory-efficient turbo decoder architectures for LDPC codes", *Proceedings of the 2002 IEEE Workshop on Signal Processing Systems (SIPS '02)*, pp. 159 -164.
- S.-J. Lee, N. R. Shanbhag, and A. C. Singer, "Low-power turbo equalizer architecture", *Proceedings of the 2002 IEEE Workshop on Signal Processing Systems (SIPS '02)*, pp. 33-38.
- M. M. Mansour and N. R. Shanbhag, "Low power VLSI decoder architectures for LDPC codes", *Proceedings of the 2002 International Symposium on Low Power Electronics and Design*, pp. 284 -289.
- M. M. Mansour and N. R. Shanbhag, "Simplified current and delay models for deep submicron CMOS digital circuits", *Proceedings of the 2002 IEEE International Symposium on Circuits and Systems*, Vol. 5, pp. 109-112.
- N. R. Shanbhag, "Reliable and energy-efficient digital signal processing", *Proceedings of the 39th Design Automation Conference*, pp. 830 -835, Las Vegas, NV.
- M. M. Mansour and N. R. Shanbhag, "Design methodology for high-speed iterative decoder architectures", *2002 IEEE International Conference on Acoustics, Speech, and Signal Processing*, Vol. 3, pp. 3085 -3088.
- J. B. Ashbrook, N.R. Shanbhag, R. Koetter, and R.E. Blahut, "Implementation of a Hermitian decoder IC in 0.35m CMOS", *Proc. of 2001 Custom Integrated Circuits Conference*, San Diego, CA, May 2001.
- R. Hegde and N. Shanbhag, "A low-power digital filter IC via soft DSP", *Proc. of 2001 Custom Integrated Circuits Conference*, San Diego, CA, May 2001.
- L. Wang and N. R. Shanbhag, "Low-power AEC-based MIMO Signal Processing for Gigabit Ethernet 1000BaseT Transceivers", *Proc. Intl. Symp. on Low-Power Electronic Design*, Huntington Beach, CA, August 2001.
- R. K. Krishnamurthy, A. Alvandpour, G. Balamurugan, N. Shanbhag, K. Soumyanath, and S. Borkar, "A 130nm 6GHz 256x32b Leakage-tolerant Register File", *2001 Symposium on VLSI Circuit*, Kyoto, Japan.
- Shim, and N. R. Shanbhag, "Reduced Precision Redundancy for Low-power Digital Filtering", *Proceedings of the Asilomar Conference*, Asilomar, 2001.
- S. Sridhara and N. Shanbhag, "Low-power FFT via reduced precision redundancy", *Proc. of IEEE Workshop on Signal Processing Systems*, Antwerp, Belgium, October 2001.
- R. Hegde and N. Shanbhag, "VLSI implementation of a low-power soft DSP filter", *Proc. of IEEE Workshop on Signal Processing Systems*, Lafayette, LA, October 2000.
- L. Wang and N. R. Shanbhag, "Low-power signal processing via error cancellation", *Proc. of IEEE Workshop on Signal Processing Systems*, Lafayette, LA, October 2000.
- L. Wang and N. R. Shanbhag, "Adaptive error-cancellation for low-power digital filtering", *Proceedings of Asilomar Conference on Signals, Systems and Computers*, Monterrey, CA, October 2000.
- L. Wang, R. Krishnamurthy and K. Soumyanath, "An energy-efficient leakage-tolerant dynamic circuit technique", *Proc. of ASIC00*, September 2000.
- N. R. Shanbhag, K. Soumyanath and S. Martin, "Reliable low-power design in the presence of deep submicron noise", *Tutorial paper in Intl' Symposium on Low-Power Electronics and Design '00*, pp. 295-302, Portofino Coast, Rapallo, Italy.
- R. Hegde and N. R. Shanbhag, "Low-power digital filtering via soft DSP", *2000 Proceedings of International Conference on Acoustics, Speech and Signal Processing*, Istanbul, Turkey, June 5-9, 2000.
- M. Sharma and N. R. Shanbhag, "Architecture driven filter transformations", *2000 International Symposium on Circuits and Systems*, Geneva, Switzerland, May 28-31, 2000.
- Seo, N. R. Shanbhag, and M. Feng, "Low-power decimation filters for oversampling ADCs via the decorrelating (DECOR) transform", *2000 International Symposium on Circuits and Systems*, Geneva, Switzerland, May 28-31, 2000.
- N. R. Shanbhag and L. Wang, "Energy-efficiency bounds for noise-tolerant dynamic circuits", *2000 IEEE International Symposium on Circuits and Systems*, Geneva, Switzerland, May 28-31, 2000.
- G. Balamurugan and N. R. Shanbhag, "A noise-tolerant dynamic circuit design technique", *2000 Custom Integrated Circuits Conference*, Orlando, FL, May 21-24, 2000.
- J. Tschanz and N. R. Shanbhag, "A low-power reconfigurable adaptive equalizer architecture", *Proceedings of Asilomar Conference on Signals, Systems and Computers*, Monterrey, CA, October 1999.
- T. Long and N. R. Shanbhag, "Low-power CDMA multiuser receiver architectures", *Proc. of IEEE Workshop on Signal Processing Systems*, October 1999, Taipei, Taiwan.
- M. Goel, S. Appadwedula, N. R. Shanbhag, K. Ramchandran, and D. L. Jones, "A low-power multimedia communication system for indoor wireless applications", *Proc. of IEEE Workshop on Signal Processing Systems*, October 1999, Taipei, Taiwan.

- J. Minocha and N. R. Shanbhag, "A low power data-adaptive motion estimation algorithm", *IEEE Workshop on Multimedia Signal Processing 1999*.
- G. Balamurugan and N. R. Shanbhag, "Energy-efficient dynamic circuit design in the presence of crosstalk noise", *Proc. of Intl. Symp. on Low-Power Electronic Design*, San Diego, CA, 1999.
- R. Hegde and N. R. Shanbhag, "Energy-efficient signal processing via algorithmic noise-tolerance", *Proc. of Intl. Symp. on Low-Power Electronic Design*, San Diego, CA, 1999.
- R. Hegde and N. R. Shanbhag, "Lower bounds on energy dissipation and noise-tolerance for deep submicron VLSI", in *Proceedings of IEEE International Symposium on Circuits and Systems*, Orlando, FL, May/June 1999.
- L. Wang and N. R. Shanbhag, "Noise-tolerant dynamic circuit design", in *Proceedings of IEEE International Symposium on Circuits and Systems*, Orlando, FL, May/June 1999.
- S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Low-power distributed arithmetic architectures using non-uniform memory partitioning", in *Proceedings of IEEE International Symposium on Circuits and Systems*, Orlando, FL, May/June 1999.
- M. Goel and N. R. Shanbhag, "Low-power channel coding via dynamic reconfiguration", *Proceedings of International Conference on Acoustics, Speech and Signal Processing*, Phoenix, AZ, March 1999.
- S. Bobba, I. N. Hajj, and N. R. Shanbhag, "Analytical expressions for power dissipation of macro-blocks in DSP architectures", in *VLSI99*.
- R. Hegde and N. R. Shanbhag, "Energy-efficiency in the presence of deep submicron noise", *ICCAD98*, pp. 228-234.
- S. Appadwedula, M. Goel, D. L. Jones, K. Ramchandran, and N. R. Shanbhag, "Efficient wireless image transmission under total power constraint", *IEEE Workshop on Multimedia Signal Processing 1998*.
- M. Goel and N. R. Shanbhag, "Low-power digital signal processing via dynamic algorithm transformations (DAT)", *Proceedings of Asilomar Conference on Signals, Systems and Computers*, Pacific Grove, CA, November 1998.
- M. Goel and N. R. Shanbhag, "Low-power equalizers for 51.84 Mb/s very high-speed digital subscriber loop (VDSL) modems", *Proc. of IEEE Workshop on Signal Processing Systems*, Boston, MA, October 1998.
- S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Decorrelating (DECOR) transformations for low-power adaptive filters", *Proc. of Intl. Symp. on Low-Power Electronic Design*, Monterey, CA, August 1998.
- M. Goel and N. R. Shanbhag, "Low-power reconfigurable signal processing via dynamic algorithm transformations (DAT)", *Proceedings of International Conference on Acoustics, Speech and Signal Processing*, Seattle, WA, May 1998.
- M. Goel and N. R. Shanbhag, "A Low-power VLSI design methodology for high bit-rate data communications over UTP Channel", *Proceedings of IEEE International Symposium on Circuits and Systems*, Monterey, CA, May/June 1998.
- M. Aggarwal, N. Shanbhag, N. Ahuja, "Improving the throughput of flexible-precision DSPs via algorithm transformation", *ICASSP98*.
- S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Signal coding for low power: Fundamental limits and practical realizations", *ISCAS 98*.
- S. Bobba, I. N. Hajj, and N. R. Shanbhag, "Analytical expressions for average bit statistics of signal lines in DSP architectures", *ISCAS98*.
- S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Coding for low-power address and data busses: A source-coding framework and applications" *1998 Int. Conf. on VLSI Design*, Chennai, India, January 5-9, 1997.
- M. Goel and N. R. Shanbhag, "A pipelined strength-reduced adaptive filter: Finite-precision analysis and application to 155.52 Mb/s ATM-LAN", *1997 Proc. Midwest Symposium on Circuits and Systems*, Sacramento, CA, August 1997.
- R. Hegde and N. R. Shanbhag, "A low-power phase-splitting adaptive equalizer for high bit-rate communications systems", *Proc. of IEEE Workshop on Signal Processing Systems*, Leicester, U.K., November 1997.
- S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Bounds on signal transition activity via an information-theoretic approach", *ICCAD97*, pp. 126-129.
- M. Goel and N. R. Shanbhag, "Dynamic algorithm transformations (DAT) for low-power adaptive signal processing", *Proc. of Intl. Symp. on Low-Power Electronic Design*, August 1997, Monterey, CA.
- S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Analytical estimation of transition activity from word-level signal statistics", *1997 Design Automation Conference*, Anaheim, CA.
- S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Analytical Estimation of Transition Activity of DSP Architectures", *IEEE International Symposium on Circuits and Systems*, pp. 1512-1515, Hong Kong, June 1997.
- G.-H. Im and N. R. Shanbhag, "VLSI Systems Design for 51.84 Mb/s ATM-LAN", *Proc. IEEE Intl. Symp. on Circuits and Systems*, pp. 2128-2131, Hong Kong, June 1997.
- M. Goel and N. R. Shanbhag, "Performance of the strength-reduced adaptive filter architecture for 51.84 Mb/s ATM-LAN", *Proc. IEEE Intl. Symp. on Circuits and Systems*, pp. 2132-2135, Hong Kong, June 1997.
- M. Goel and N. R. Shanbhag, "Low-power adaptive filter architectures via strength reduction", *Proc. IEEE Symp. on Low Power Electronics Design*, Monterey, CA, August 1996.

- N. R. Shanbhag, "Lower bounds on Power-Dissipation for DSP algorithms", *Proc. IEEE Symp. on Low Power Electronics Design*, Monterrey, CA, August 1996.
- N. R. Shanbhag, "A fundamental basis for power-reduction in VLSI circuits", *Proc. IEEE Intl. Symp. on Circuits and Systems*, vol. 4, pp. 9-12, Atlanta, GA, May 1996.
- N. R. Shanbhag and Gi-Hong Im, "Pipelined adaptive IIR filter architecture", *Proc. IEEE Intl. Symp. on Circuits and Systems*, Seattle, WA, April 1995.
- N. R. Shanbhag, "An efficient design verification and test generation methodology", *AT&T Bell Labs. Technical Memorandum*, Document No. 5384694091201-TM, September 1994.
- N. R. Shanbhag and Gi-Hong Im, "Pipelined architectures for adaptive IIR filters", *AT&T Bell Labs. Technical Memorandum*, Document No. 5384694091202-TM, September 1994.
- Gi-Hong Im and N. R. Shanbhag, "A Pipelined VLSI NEXT Canceller for Premises Applications", *Proc. GLOBECOM '94*, pp. 1487-1492, San Francisco, CA.
- Gi-Hong Im and N. R. Shanbhag, "A Pipelined VLSI NEXT Canceller for Premises Applications", *AT&T Bell Labs. Technical Memorandum*, Document No. BL045370H-940201-01 TM, February 1994.
- N. R. Shanbhag and K. K. Parhi, "A Pipelined Kalman Filter Architecture", in *Proc. 27th Asilomar Conference on Cir. Sys. and Comp.*, pp. 1225-1226, Pacific Grove, CA, 1993.
- N. R. Shanbhag and K. K. Parhi, "Pipelined adaptive quantizers using relaxed look-ahead", in *Proc. IEEE Workshop on VLSI in Communications*, Lake Tahoe, CA, September 15-17, 1993.
- N. R. Shanbhag and K. K. Parhi, "Pipelined adaptive DFE architectures", in *SPIE Advanced Signal Processing Algorithms, Architectures, and Implementations IV*, vol. 2027, pp. 134-145, San Diego, CA, July 1993.
- N. R. Shanbhag and K. K. Parhi, "A pipelined adaptive differential vector quantizer for low-power speech compression", in *Proc. IEEE Intl. Symp. on Circuits and Systems*, Chicago, IL, May 1993.
- N. R. Shanbhag and K. K. Parhi, "Roundoff error analysis of the pipelined ADPCM coder", in *Proc. IEEE Intl. Symp. on Circuits and Systems*, Chicago, IL, May 1993.
- N. R. Shanbhag and K. K. Parhi, "A pipelined adaptive differential vector quantizer for real-time video compression", in *Proc. IEEE Workshop on Visual Signal Processing and Communications*, pp. 9-14, Raleigh, NC, September 1992.
- N. R. Shanbhag and K. K. Parhi, "A pipelined adaptive lattice filter architecture: Theory and Applications", *presented at Proc. EUSIPCO '92*, pp. 1057-1060, Brussels, Belgium, August 1992.
- N. R. Shanbhag and K. K. Parhi, "A pipelined adaptive lattice filter architecture", in *Proc. IEEE Intl. Symp. on Circuits and Systems*, pp. 2196-2199, San Diego, CA, May 1992
- N. R. Shanbhag and K. K. Parhi, "A high-speed architecture for ADPCM coder and decoder", in *Proc. IEEE Intl. Symp. on Circuits and Systems*, pp. 1499-1502, San Diego, CA, May 1992
- N. R. Shanbhag and K. K. Parhi, "A pipelined LMS adaptive filter architecture", in *Proc. 25th Asilomar Conf. on Sig., Sys. and Comput.*, pp. 668-672, Pacific Grove, CA, November 1991.
- L. R. Pujara and N. R. Shanbhag, "The partition of unstable polygons of polynomials", in *Proc. of the American Contr. Conf.*, Boston, MA, June 1991.
- L. R. Pujara and N. R. Shanbhag, "On the stability of polygons of polynomials with an application: An alternative proof of the edge theorem", in *Proc. of the American Contr. Conf.*, San Diego, CA, May 1990.
- N. R. Shanbhag and R. E. Siferd, "A single-chip pipelined 2-D FIR filter using residue arithmetic", in *Proceedings of the IEEE National Aerospace and Electronics Conference*, pp. 98-100, May 1990.
- L. R. Pujara and N. R. Shanbhag, "On the Stability of Polygon of Polynomials", in *Proceedings of the Twenty-Seventh Annual Allerton Conference on Comm., Contr. and Computing*, pp. 136-137, September 1989.